ClearClock™ Crystal Oscillators

Power-Optimized Jitter Performance for the Fastest Data Links
The ClearClock™ family of crystal oscillators includes phase locked loop and third overtone solutions for a variety of design needs. The performance options support the next generation of bandwidth requirements for networking, optical transceivers, high-speed communication, cloud-computing, storage, and RF applications. These compact devices offer industry leading low power consumption and low jitter performance. They deliver phase noise and rms jitter performance that FPGAs and ASICs need for serial data rates at and beyond 56Gbps.

### Overview

<table>
<thead>
<tr>
<th>Feature</th>
<th>Maximum Frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td>Lowest power consumption</td>
<td>2,100MHz</td>
</tr>
<tr>
<td>Ultra-low rms phase jitter</td>
<td>156.25MHz</td>
</tr>
<tr>
<td>Small package sizes</td>
<td>212.5MHz</td>
</tr>
<tr>
<td>Phase Locked Loop and Third Overtone solutions</td>
<td>212.5MHz</td>
</tr>
</tbody>
</table>

### Phase Locked Loop

- Ideal for carrier frequencies from 50MHz to 2,100MHz
- RMS jitter of 119fs (typ.) at 156.25 MHz
- Any frequency available up to 2100MHz
- Lowest power consumption for PLL-based solutions
- Package sizes available: 5.0 x 3.2 and 7.0 x 5.0 mm

### Third Overtone

- Ideal for carrier frequencies from 100MHz to 212.5MHz
- Optimized RMS jitter of 64fs (typ.) at 156.25MHz
- Select frequencies available up to 212.5MHz
- 50% lower power consumption compared to PLL-based solution
- Package sizes available: 2.5 x 2.0, 3.2 x 2.5, 5.0 x 3.2 and 7.0 x 5.0 mm
CLEARCLOCK™
PHASE LOCKED LOOP

PHASE LOCKED LOOP BASED XO
Based on sophisticated PLL technology, the AX5 and AX7 devices yield superior rms jitter performance, typically better than 150fs, at any carrier frequency from 50MHz to 2,100MHz. These PLL-based solutions offer an industry-leading upper frequency limit, suited for applications that require greater than 200MHz clocking reference. These programmable XOs come in miniature package sizes.

FEATURES
• Wide frequency range from 50MHz to 2,100MHz
• Programmable oscillator offers fast lead times for samples
• RMS jitter of 119fs typical (F=156.25MHz)
• Lowest power consumption in its class: 80mA max \( I_{DD} \) (LVDS)
• Supports LVPECL, LVDS, HCSL and CML output logic types
• Package sizes as small as 5.0 x 3.2 mm
• OE Pin 1 & 2 and Active High & Low Logic options available
• Superior all-inclusive frequency accuracy over 20-year product life

APPLICATIONS
SONET/SDH  Test and Measurement  RF Systems
THIRD OVERTONE XO

Abracon’s third overtone ClearClock™ solutions deliver industry-leading energy efficiency for low-noise, differential crystal oscillators. The oscillators’ simplified architecture avoids PLL-based multiplication, thereby lowering overall power consumption while maintaining exceptional rms jitter performance. These XOs come in compact package sizes ideal for space-constrained designs, such as optical transceivers.

FEATURES

- Frequency range from 100MHz to 212.5MHz
- RMS Jitter of 64fs typical (F=156.250MHz, LVPECL, AK2A and AK3A)
- Low power consumption 27mA max Idd (LVDS)
- Supports LVPECL, LVDS and HCSL output logic types
- Small package sizes as low as 2.5 x 2.0 mm
- OE Pin 1 & 2, Active High option available
- Superior all-inclusive frequency accuracy over 20-year product life

APPLICATIONS

- Optical Transceivers
- Networking and Communications
- Fibre Channel
### CLEARCLOCK™ PRODUCT LINE UP

#### PHASE LOCKED LOOP

<table>
<thead>
<tr>
<th>SERIES</th>
<th>PACKAGE SIZE</th>
<th>FREQUENCY RANGE</th>
<th>PHASE JITTER @ 156.25MHz</th>
<th>V&lt;sub&gt;DD&lt;/sub&gt; OPTIONS</th>
<th>OUTPUT LOGIC TYPE</th>
<th>OPERATING TEMPERATURE</th>
<th>STABILITY</th>
</tr>
</thead>
<tbody>
<tr>
<td>AX7</td>
<td>7.0 x 5.0</td>
<td>50 to 2100</td>
<td>130</td>
<td>1.8, 2.5, 3.3</td>
<td>LVPECL*, LVDS, HCSL, CML</td>
<td>-40°C to +85°C, -20°C to +70°C</td>
<td>±25, ±50</td>
</tr>
<tr>
<td>AX5</td>
<td>5.0 x 3.2</td>
<td>50 to 2100</td>
<td>130</td>
<td>1.8, 2.5, 3.3</td>
<td>LVPECL*, LVDS, HCSL, CML</td>
<td>-40°C to +85°C, -20°C to +70°C</td>
<td>±15, ±20</td>
</tr>
<tr>
<td>AK7</td>
<td>7.0 x 5.0</td>
<td>100 to 220</td>
<td>80</td>
<td>1.8, 2.5, 3.3</td>
<td>LVPECL*, LVDS, HCSL</td>
<td>-40°C to +85°C, -20°C to +70°C</td>
<td>±15, ±20, ±25</td>
</tr>
<tr>
<td>AK5</td>
<td>5.0 x 3.2</td>
<td>100 to 212.5</td>
<td>75</td>
<td>1.8, 2.5, 3.3</td>
<td>LVPECL*, LVDS, HCSL</td>
<td>-40°C to +85°C, -20°C to +70°C</td>
<td>±15, ±20, ±25</td>
</tr>
<tr>
<td>AX3</td>
<td>3.2 x 2.5</td>
<td>100 to 212.5</td>
<td>75</td>
<td>1.8, 2.5, 3.3</td>
<td>LVPECL*, LVDS, HCSL</td>
<td>-40°C to +85°C, -20°C to +70°C</td>
<td>±15, ±20, ±25</td>
</tr>
<tr>
<td><strong>NEW</strong> AK3A</td>
<td>3.2 x 2.5</td>
<td>100 to 212.5</td>
<td>64</td>
<td>2.5, 3.3</td>
<td>LVPECL**, LVDS, HCSL</td>
<td>-40°C to +85°C, -20°C to +70°C</td>
<td>±15, ±20, ±25</td>
</tr>
<tr>
<td><strong>NEW</strong> AK2</td>
<td>2.5 x 2.0</td>
<td>100 to 200</td>
<td>150</td>
<td>1.8, 2.5, 3.3</td>
<td>LVPECL*, LVDS, HCSL</td>
<td>-40°C to +85°C, -20°C to +70°C</td>
<td>±25, ±30</td>
</tr>
<tr>
<td><strong>NEW</strong> AK2A</td>
<td>2.5 x 2.0</td>
<td>100 to 200</td>
<td>64</td>
<td>2.5, 3.3</td>
<td>LVPECL**, LVDS, HCSL</td>
<td>-40°C to +85°C, -20°C to +70°C</td>
<td>±15, ±20, ±25</td>
</tr>
</tbody>
</table>

* LVPECL only available at 3.3 Vdd option  ** Supply voltage (Vdd) = 2.5V and 2.375~3.63V options not available with LVPECL output
INTRODUCTION

System designers face a fundamental challenge related to reference clock jitter due to an ever-increasing need for smaller form factors: As the size of the quartz crystal inside the reference oscillator is reduced, the ability to hold superior rms jitter performance becomes challenging. With the constant demand on both overall system size and functionality, designers are seeking reference clocks that meet the optimal convergence in small size and jitter performance.

PHASE LOCKED LOOP

From inception, Abracon has been keenly focused on consistently achieving this convergence and producing ultra-low rms jitter clocking solutions in miniature form factors. In 2018, Abracon launched two solutions under its ClearClock family, the AX5 and AX7 devices in 5 x 3.2mm and 5 x 7mm packages, respectively. These devices are based on sophisticated PLL technology, yielding superior rms jitter performance – typically better than 150fs over 12kHz to 20MHz from the carrier.

In the above PLL approach, techniques were employed to improve the limitation of the phase noise detector floor so that the phase noise slope has improved convergence – further away from the carrier. The AX5 and AX7 devices are optimized to service market needs between 50MHz and 2.1GHz carrier frequencies. These devices can be configured to any desired frequency between the previously specified range at Abracon's production facility. With the ability to offer industry-leading upper frequency limit, AX5 and AX7 solutions are ideally suited for applications that require greater than 200MHz clocking reference...

TO READ THE FULL APPLICATION NOTE, VISIT ABRACON.COM