News

Stay up to date with the latest news from Abracon - Subscribe to our RSS Feed.

Subscribe
Jitter Calculator

Phase noise to jitter calculator with phase noise in radians

Abracon, LLC (Abracon), a leading global manufacturer of frequency control, timing, synchronization, RF, connectivity and power components, augments phase noise to jitter calculator with phase noise in radians.
Read More

Bigstock 181495282 Converted 01 1200X755

Top Benefits of PLL Based Crystal Oscillators

The phase locked loop (PLL) is one of the earliest feedback circuits devised in electronics. Going back 70 to 80 years, the PLL has become the workhorse of timing circuits. Its ability to synchronize to a base frequency, as well as, multiply the frequency to a much higher value provides flexibility and timing accuracy.
Read More

New Abracon Video Release | Watch

Abracon, LLC (Abracon), a leading global manufacturer of frequency control, timing, synchronization, RF, connectivity and power components, announces the release of a new Abracon video featuring the ABMxW and ABS0xW series of IoT optimized quartz crystals.
Read More

car

Abracon’s automotive and industrial grade solutions guide available now

Abracon, LLC (Abracon), a leading global manufacturer of frequency control, timing, synchronization, RF, connectivity and power components, announces the availability of a new Automotive and Industrial Grade solutions guide.
Read More

Tunnel

Abracon LLC | Why does reference clock jitter matter?

Since the inception of the serial data transceiver, reference clock jitter has been a strong consideration when designing communications links. Is it a surprise that low clock jitter has remained significant? Why does clock jitter matter?
Read More

Chart

It’s a Femtosecond World

I fondly recall working on the first generation of 10Gigabit FPGA SERDES and struggling to accurately capture 10 picoseconds of timing jitter on high speed repetitive sampling oscilloscopes. At that time, advanced microwave transition analyzers could discern timing noise below the 1 picosecond level but that was rarely necessary. Since SERDES on those first FPGAs with high speed serial transceivers displayed a fair amount of inherent noise, clock jitter below 1psec rms was generally irrelevant.
Read More

Categories

About Us

Products

Applications

News

Contact

  • email
  • twitter
  • linkedin
  • ©Abracon, 2019
X

Customer Login


Forgot Your Password? Click Here.

X

Sales Login