

Engineering/Process Change Notice

ECN/PCN No.: 4478

For Manufacturer					
Product Description: Ceramic SMD Crystal Oscillator	Abracon Part Numb EP26 Series	er / Part Series:	□ Documentation only⋈ ECN⋈ EOL	⊠ Series □ Part Number □	
Affected Revision: Rev. H 3/25/2014	New Revision:	DL	Application:	☐ Safety ☑ Non-Safety	
Prior to Change: ACTIVE					
After Change: EOL					
Cause/Reason for Change: Discontinuation of manufacturing capabilit	cy				
	Chan	ge Plan			
Effective Date: 11/15/2022	Additional Remarks: N/A				
Change Declaration: N/A					
Issued Date: 11/15/22	Issued By: Conor Healey		Issued Department: Engineering		
Approval: Thomas Culhane Engineering Director	Approval: Reuben Quintanilla Quality Director		Approval: Ying Huang Purchasing Director		
	For Abrac	on EOL only			
Last Time Buy (if applicable): 02-15-2023 Based upon material availability, contact	me Buy (if applicable): 02-15-2023		Alternate Part Number / Part Series: ASVDV, ASV		
Additional Approval:	Additional Approval:		Additional Approval:		
Customer Approval (If Applicable)					
Qualification Status: □ Approved □ Not accepted Note: It is considered approved if there is no feedback from the customer 1 month after ECN/PCN is released.					
Customer Part Number:		Customer Project:			
Company Name:	Company Represent	ative:	Representative Signature	:	
Customer Remarks:					



Form #7020 | Rev. G | Effective: 02/22/2021 |













REGULATORY COMPLIANCE












ITEM DESCRIPTION

Quartz Crystal Clock Oscillators XO (SPXO) LVCMOS (CMOS) 3.3Vdc 4 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD)

Nominal Frequency	ELECTRICAL SPECIFICAT	TIONS	
Range, Supply Voltage Change, Output Load Change, First Year Aging at 25°C, Shock, and Vibration ±100ppm Maximum ±50ppm Maximum ±50ppm Maximum ±50ppm Maximum Aging at 25°C ±50ppm Maximum 20°C to +70°C 40°C to +85°C Supply Voltage Input Current Unloaded 28mA Maximum Output Voltage Logic High (Von) OH= +8mA Vdd-0.4Vdc Minimum Output Voltage Logic Low (Vot) OL= +8mA 0.4Vdc Maximum Ansec Maximum Duty Cycle Measured at 50% of waveform 4nSec Maximum Duty Cycle Measured at 50% of waveform 50 ±10% 50 ±5(%) (Only available over Nominal Frequency range of 1M to 50M) 50 ±5(%) (Only available over Nominal Frequency of 1MHz to 50MHz 15pF Maximum over Nominal Frequency of 50.000001MHz to 106.25MHz Output Logic Type CMOS Power Down (Disable Output: High Impedance) Tri-State Input Voltage (Vih and Vii) 70% of Vdd Minimum (Pin 1 = Ground, Disable Output: Ligic Low) Disable Current 16mA Maximum (Pin 1 = Ground, Disable Output: High Impedance) 15pSec Maximum ±15pSec Maximum = 15pSec Maxim	Nominal Frequency	1MHz to 106.25MHz	
Operating Temperature Range	Frequency Tolerance/Stability	Range,Supply Voltage Change, Output Load Change, First Year Aging at 25°C, Shock, and Vibration ±100ppm Maximum	
Supply Voltage 3.3Vdc ±10%	Aging at 25°C	±5ppm/year Maximum	
Input Current Unloaded 28mA Maximum Output Voltage Logic High (Vow) IOH= -8mA Vdd-0.4Vdc Minimum Output Voltage Logic Low (VoL) IOL= +8mA 0.4Vdc Maximum Rise/Fall Time Measured at 20% to 80% of waveform 4nSec Maximum Duty Cycle Measured at 50% of waveform 50 ±10(%) 50 ±10(%) 50 ±5(%) (Only available over Nominal Frequency range of 1M to 50M) Load Drive Capability 30pF Maximum over Nominal Frequency of 1MHz to 50MHz 15pF Maximum over Nominal Frequency of 50.000001MHz to 106.25MHz Output Logic Type CMOS Pin 1 Connection Power Down (Disable Output: Logic Low) Tri-State Input Voltage (Vih and Vil) 70% of Vdd Minimum to enable output, 20% of Vdd Maximum to disable output, No Connect to enable output. Standby Current 20µA Maximum (Pin 1 = Ground, Disable Output: High Impedance) Absolute Clock Jitter ±250pSec Maximum, ±10pSec Typical over Nominal Frequency of 33.000001MHz to 106.25MHz ±125pSec Maximum over Nominal Frequency of 1MHz to 33MHz ±125pSec Maximum ver Nominal Frequency of 1MHz to 33MHz ±10pSec Maximum over Nominal Frequency of 1MHz to 33MHz ±50pSec Maximum over Nominal Frequency of 1MHz to 33MHz ±50pSec Maximum over Nominal Frequency of 1MHz to 33MHz ±50pSec Maximum over Nominal Frequency of 1MHz to 33MHz ±50pSec Maximum over Nominal Frequency of 1MHz to 106.25MHz Start Up Time	Operating Temperature Range		
Output Voltage Logic High (VoH) IOH= -8mA Vdd-0.4Vdc Minimum Output Voltage Logic Low (VoL) IOH= -8mA 0.4Vdc Maximum Rise/Fall Time Measured at 20% to 80% of waveform 4nSec Maximum Duty Cycle Measured at 50% of waveform 50 ±10(%) 50 ±5(%) (Only available over Nominal Frequency range of 1M to 50M) Load Drive Capability 30pF Maximum over Nominal Frequency of 1MHz to 50MHz 15pF Maximum over Nominal Frequency of 50.000001MHz to 106.25MHz Output Logic Type CMOS Pin 1 Connection Power Down (Disable Output: Logic Low) Tri-State (Disabled Output: High Impedance) Tri-State Input Voltage (Vih and Vii) 70% of Vdd Minimum to enable output, 20% of Vdd Maximum to disable output, No Connect to enable output. Standby Current 16mA Maximum (Pin 1 = Ground, Disabled Output: High Impedance) Disable Current 16mA Maximum (Pin 1 = Ground, Disabled Output: High Impedance) Absolute Clock Jitter ±250pSec Maximum, ±100pSec Typical over Nominal Frequency of 1MHz to 33MHz ±125pSec Maximum, ±75pSec Typical over Nominal Frequency of 33.000001MHz to 106.25MHz 5tart Up Time 10mSec Maximum over Nominal Frequency of 33.000001MHz to 106.25MHz	Supply Voltage	3.3Vdc ±10%	
Output Voltage Logic Low (Vo.) IOL= +8mA 0.4Vdc Maximum	Input Current		
Duty Cycle Measured at 20% to 80% of waveform 4nSec Maximum Measured at 50% of waveform 4nSec Maximum Measured at 50% of waveform 50 ±10(%) 50 ±5(%) (Only available over Nominal Frequency range of 1M to 50M) Support Maximum over Nominal Frequency of 1MHz to 50MHz 15pF Maximum over Nominal Frequency of 50.000001MHz to 106.25MHz 15pF Maximum over Nominal Frequency of 50.000001MHz to 106.25MHz Output Logic Type CMOS	Output Voltage Logic High (V _{он})		
## Ansec Maximum Duty Cycle	Output Voltage Logic Low (V _{OL})		
50 ±10(%) 50 ±5(%) (Only available over Nominal Frequency range of 1M to 50M) Load Drive Capability 30pF Maximum over Nominal Frequency of 1MHz to 50MHz 15pF Maximum over Nominal Frequency of 50.000001MHz to 106.25MHz Output Logic Type CMOS Pin 1 Connection Power Down (Disable Output: Logic Low) Tri-State (Disabled Output: High Impedance) Tri-State Input Voltage (Vih and Vil) 70% of Vdd Minimum to enable output, 20% of Vdd Maximum to disable output, No Connect to enable output. Standby Current 20μA Maximum (Pin 1 = Ground, Disabled Output: Logic Low) Disable Current 16mA Maximum (Pin 1 = Ground, Disabled Output: High Impedance) 4250pSec Maximum, ±100pSec Typical over Nominal Frequency of 1MHz to 33MHz ±125pSec Maximum, ±75pSec Typical over Nominal Frequency of 33.000001MHz to 106.25MHz 5tart Up Time 10mSec Maximum	Rise/Fall Time		
15pF Maximum over Nominal Frequency of 50.000001MHz to 106.25MHz Output Logic Type CMOS Pin 1 Connection Power Down (Disable Output: Logic Low) Tri-State (Disabled Output: High Impedance) Tri-State Input Voltage (Vih and Vil) Standby Current 20µA Maximum (Pin 1 = Ground, Disable Output: Logic Low) Disable Current 16mA Maximum (Pin 1 = Ground, Disabled Output: High Impedance) Absolute Clock Jitter ±250pSec Maximum, ±100pSec Typical over Nominal Frequency of 1MHz to 33MHz ±125pSec Maximum, ±75pSec Typical over Nominal Frequency of 33.000001MHz to 106.25MHz 0ne Sigma Clock Period Jitter ±50pSec Maximum over Nominal Frequency of 1MHz to 33MHz ±40pSec Maximum over Nominal Frequency of 33.000001MHz to 106.25MHz Start Up Time	Duty Cycle	50 ±10(%)	
Pin 1 Connection Power Down (Disable Output: Logic Low) Tri-State (Disabled Output: High Impedance) 70% of Vdd Minimum to enable output, 20% of Vdd Maximum to disable output, No Connect to enable output. Standby Current 20µA Maximum (Pin 1 = Ground, Disable Output: Logic Low) Disable Current 16mA Maximum (Pin 1 = Ground, Disabled Output: High Impedance) ±250pSec Maximum, ±100pSec Typical over Nominal Frequency of 1MHz to 33MHz ±125pSec Maximum, ±75pSec Typical over Nominal Frequency of 33.000001MHz to 106.25MHz One Sigma Clock Period Jitter ±50pSec Maximum over Nominal Frequency of 33.000001MHz to 106.25MHz ±40pSec Maximum over Nominal Frequency of 33.000001MHz to 106.25MHz Start Up Time	Load Drive Capability		
Tri-State (Disabled Output: High Impedance) Tri-State Input Voltage (Vih and Vil) 70% of Vdd Minimum to enable output, 20% of Vdd Maximum to disable output, No Connect to enable output. Standby Current 20µA Maximum (Pin 1 = Ground, Disable Output: Logic Low) Disable Current 16mA Maximum (Pin 1 = Ground, Disabled Output: High Impedance) 4250pSec Maximum, ±100pSec Typical over Nominal Frequency of 1MHz to 33MHz ±125pSec Maximum, ±75pSec Typical over Nominal Frequency of 33.000001MHz to 106.25MHz One Sigma Clock Period Jitter ±50pSec Maximum over Nominal Frequency of 1MHz to 33MHz ±40pSec Maximum over Nominal Frequency of 33.000001MHz to 106.25MHz Start Up Time	Output Logic Type	CMOS	
Standby Current 20µA Maximum (Pin 1 = Ground, Disable Output: Logic Low) 16mA Maximum (Pin 1 = Ground, Disabled Output: High Impedance) 4bsolute Clock Jitter ±250pSec Maximum, ±100pSec Typical over Nominal Frequency of 1MHz to 33MHz ±125pSec Maximum, ±75pSec Typical over Nominal Frequency of 33.000001MHz to 106.25MHz One Sigma Clock Period Jitter ±50pSec Maximum over Nominal Frequency of 1MHz to 33MHz ±40pSec Maximum over Nominal Frequency of 33.000001MHz to 106.25MHz Start Up Time 10mSec Maximum	Pin 1 Connection		
Disable Current 16mA Maximum (Pin 1 = Ground, Disabled Output: High Impedance) 4bsolute Clock Jitter ±250pSec Maximum, ±100pSec Typical over Nominal Frequency of 1MHz to 33MHz ±125pSec Maximum, ±75pSec Typical over Nominal Frequency of 33.000001MHz to 106.25MHz One Sigma Clock Period Jitter ±50pSec Maximum over Nominal Frequency of 1MHz to 33MHz ±40pSec Maximum over Nominal Frequency of 33.000001MHz to 106.25MHz Start Up Time 10mSec Maximum	Tri-State Input Voltage (Vih and Vil)	70% of Vdd Minimum to enable output, 20% of Vdd Maximum to disable output, No Connect to enable output.	
Absolute Clock Jitter ±250pSec Maximum, ±100pSec Typical over Nominal Frequency of 1MHz to 33MHz ±125pSec Maximum, ±75pSec Typical over Nominal Frequency of 33.000001MHz to 106.25MHz One Sigma Clock Period Jitter ±50pSec Maximum over Nominal Frequency of 1MHz to 33MHz ±40pSec Maximum over Nominal Frequency of 33.000001MHz to 106.25MHz Start Up Time	Standby Current	20μΑ Maximum (Pin 1 = Ground, Disable Output: Logic Low)	
±125pSec Maximum, ±75pSec Typical over Nominal Frequency of 33.000001MHz to 106.25MHz One Sigma Clock Period Jitter ±50pSec Maximum over Nominal Frequency of 1MHz to 33MHz ±40pSec Maximum over Nominal Frequency of 33.000001MHz to 106.25MHz Start Up Time 10mSec Maximum	Disable Current	16mA Maximum (Pin 1 = Ground, Disabled Output: High Impedance)	
±40pSec Maximum over Nominal Frequency of 33.000001MHz to 106.25MHz Start Up Time 10mSec Maximum	Absolute Clock Jitter		
·	_		
	Start Up Time	10mSec Maximum	
Storage Temperature Range -55°C to +125°C	Storage Temperature Range	-55°C to +125°C	




PART NUMBERING GUIDE






MECHANICAL DIMENSIONS



SUGGESTED SOLDER PAD LAYOUT




PIN	CONNECTION
1	Power Down
	(Logic Low)
	Or Tri-State (High
	Impedance)
2	Ground/Case Ground
3	Output
4	Supply Voltage

All Tolerances are ±0.1

All Dimensions in Millimeters




OUTPUT WAVEFORM & TIMING DIAGRAM





TEST CIRCUIT FOR CMOS OUTPUT



Note 1: An external 0.01µF ceramic bypass capacitor in parallel with a 0.1µF high frequency ceramic bypass capacitor close (less Than 2mm) to the package ground and supply voltage pin is required.

Note 2: A low input capacitance (<12pF), 10X Attentuation Factor, High Impedance (>10Mohms), and High bandwidth (>300MHz) passive probe is recommended.


Note 3: Capacitance value CL includes sum of all probe and fixture capacitance. See applicable specification sheet for 'Load Drive Capability'.



TAPE & REEL DIMENSIONS


Quantity per Reel: 1,000 Units

All Dimensions in Millimeters
Compliant to EIA-481





RECOMMENDED SOLDER REFLOW METHOD




HIGH TEMPERATURE INFRARED/CONVECTION		
T _s MAX to T _L (Ramp-up Rate)	3°C/Second Maximum	
Preheat		
- Temperature Minimum (T _S MIN)	150°C	
- Temperature Typical (T _s TYP)	175°C	
- Telliperature Waxillium (TS WAX)	200°C	
- Time (t _s MIN)	60 - 180 Seconds	
Ramp-up Rate (T _L to T _P)	3°C/Second Maximum	
Time Maintained Above:		
- Temperature (T _L)	217°C	
- Time (t _L)	60 - 150 Seconds	
Peak Temperature (T _P)	260°C Maxim <mark>um for 10</mark> Seconds Maximum	
Target Peak Temperature(Tp Target)	250°C +0 <mark>/-5°C</mark>	
Time within 5°C of actual peak (t _p)	20 - 4 <mark>0 Seconds</mark>	
Ramp-down Rate	6°C/Second Maximum	
Time 25°C to Peak Temperature (t)	8 Minutes Maximum	
Moisture Sensitivity Level	Level 1	
Additional Notes	Temperatures shown are applied to body of device.	

High Temperature Manual Soldering

260°C Maximum for 5 Seconds Maximum, 2 times Maximum. (Temperatures shown are applied to body of device.)



RECOMMENDED SOLDER REFLOW METHOD



LOW TEMPERATURE INFRARED/CONVECTION			
T _s MAX to T _L (Ramp-up Rate)	5°C/Second Maximum		
Preheat			
- Temperature Minimum (T _s MIN)	N/A		
- Temperature Typical (T _s TYP)	150°C		
- Telliperature Maxillulli(18 MAX)	N/A		
- Time (t _s MIN)	60 - 120 Seconds		
Ramp-up Rate (T _L to T _P)	5°C/Second Maximum		
Time Maintained Above:			
- Temperature (T _L)	150°C		
- Time (t _L)	200 Seconds Maximum		
Peak Temperature (T _P)	240°C Maximum		
Target Peak Temperature(TP Target)	240°C M <mark>aximum 2</mark> Times/230°C Maximum 1Time		
Time within 5°C of actual peak (t₂)	10 Seconds Maximum 2 Times / 80 Seconds Maximum 1 Time		
Ramp-down Rate	5°C/Second Maximum		
Time 25°C to Peak Temperature (t)	N/A		
Moisture Sensitivity Level	Level 1		
Additional Notes	Temperatures shown are applied to body of device.		

Low Temperature Manual Soldering

185°C Maximum for 10 Seconds Maximum, 2 times Maximum. (Temperatures shown are applied to body of device.)