

# Engineering/Process Change Notice

#### ECN/PCN No.: 4137

	For Man	ufacturer				
Product Description: PLASTIC SMD MEMS OSCILLATOR	Abracon Part Number / Part Series: EMRA31		<ul> <li>□ Documentation only</li> <li>□ ECN</li> <li>☑ EOL</li> </ul>	⊠ Series □ Part Number		
Affected Revision: C	New Revision: EC	)L	Application:	□ Safety ⊠ Non-Safety		
Prior to Change:       Active       https://abracon.com/datasheets/Ecliptek/EMRA31.pdf						
After Change: EOL						
Cause/Reason for Change: Discontinuation of manufacturing capabilit	Ξ <b>γ</b> .					
	Chang	ge Plan				
Effective Date: 2/7/2022	Additional Remarks: N/A					
Change Declaration: N/A	·					
Issued Date: 2/7/2022	Issued By: Brooke Cushman Product Engineer		Issued Department: Engineering			
Approval: Thomas Culhane Engineering Director	Approval: Reuben Quintanilla Quality Director		Approval: Ying Huang Purchasing Director			
	For Abrac	on EOL only				
Last Time Buy (if applicable): 5/7/2022	Alternate Part Numb		per / Part Series: ASEDV (3.2x2.5mm)			
Additional Approval:	Additional Approval:		Additional Approval:			
Customer Approval (If Applicable)						
Qualification Status: Approved D Not accepted Note: It is considered approved if there is no feedback from the customer 1 month after ECN/PCN is released.						
Customer Part Number: Customer Project:						
Company Name:	Company Representative:		Representative Signature	:		
Customer Remarks:						

Form #7020 | Rev. G | Effective: 02/22/2021 |

Page **1** of **1** 



Ecliptek











# REGULATORY COMPLIANCE

Lead Free	EU RoHS	<b>China RoHS</b>	REACH
$\bigotimes$	2011/65 + 2015/863	<b>O</b>	SVHC
COMPLIANT	COMPLIANT	COMPLIANT	COMPLIANT



### **ITEM DESCRIPTION**


MEMS Clock Oscillators LVCMOS (CMOS) 1.8Vdc 4 Pad 2.5mm x 3.2mm Plastic Surface Mount (SMD)

ELECTRICAL SPECIFICA	<b>FIONS</b>
Nominal Frequency	1MHz to 137MHz
Frequency Tolerance/Stability	Inclusive of all conditions: Calibration Tolerance at 25°C, Frequency Stability over the Operating Temperature Range, Supply Voltage Change, and Output Load Change ±100ppm Maximum over 0°C to +70°C ±20ppm Maximum over 0°C to +70°C ±20ppm Maximum over 0°C to +70°C ±20ppm Maximum over -20°C to +70°C ±20ppm Maximum over -40°C to +85°C ±20ppm Maximum over -40°C to +105°C ±250ppm Maximum over -40°C to +125°C ±250ppm Maximum over -55°C to +125°C
Aging at 25°C	±1.5ppm Maximum First Year
Supply Voltage	1.8Vdc ±10%
Input Current	No Load 4.5mA Maximum over Nominal Frequency of 1MHz to 20MHz 5mA Maximum over Nominal Frequency of 20.000001MHz to 50MHz 6mA Maximum over Nominal Frequency of 50.000001MHz to 80MHz 7mA Maximum over Nominal Frequency of 80.000001MHz to 137MHz
Output Voltage Logic High (V <sub>oh</sub> )	IOH = -2mA 90% of Vdd Minimum
Output Voltage Logic Low (V <sub>ol</sub> )	IOL = +2mA 10% of Vdd Maximum
Rise/Fall Time	Measured from 20% to 80% of waveform 1.5nSec Typical, 3.5nSec Maximum
Duty Cycle	Measured at 50% of waveform 50 ±10(%) 50 ±5(%)
Load Drive Capability	15pF Maximum
Output Logic Type	CMOS
Output Control Function	Tri-State (Disabled Output: High Impedance) Power Down (Disabled Output: Logic Low)
Output Control Input Voltage Logic High (Vih)	70% of Vdd Minimum or No Connect to Enable Output




Output Control Input Voltage Logic Low (Vil)	30% of Vdd Maximum to Disable Output
Power Down Output Enable Time	5mSec Maximum (Disabled Output: Logic Low)
Tri-State Output Enable Time	150nSec Maximum (Disabled Output: High Impedance)
Power Down Output Disable Time	150nSec Maximum (Disabled Output: Logic Low)
Tri-State Output Disable Time	150nSec Maximum (Disabled Output: High Impedance)
Standby Current	5μΑ Maximum (Disabled Output: Logic Low)
Period Jitter (RMS)	2pSec Typical, 5pSec Maximum
RMS Phase Jitter (Fj = 900kHz to 7.5MHz; Random)	0.5pSec Typical, 1pSec Maximum
RMS Phase Jitter (Fj = 12kHz to 20MHz; Random)	1.5pSec Typical, 3pSec Maximum
Start Up Time	5mSec Maximum
Storage Temperature Range	-65°C to +150°C

## PART NUMBERING GUIDE






### **MECHANICAL DIMENSIONS**






## OUTPUT WAVEFORM & TIMING DIAGRAM





## **TEST CIRCUIT FOR CMOS OUTPUT**



- Note 1: An external 0.01µF ceramic bypass capacitor in parallel with a 0.1µF high frequency ceramic bypass capacitor close (less Than 2mm) to the package ground and supply voltage pin is required.
   Note 2: A low capacitance (<12pF), 10X Attentuation Factor, High Impedance (>10Mohms), and High bandwidth (>300MHz)
- Passive probe is recommended.
- Note 3: Capacitance value CL includes sum of all probe and fixture capacitance. See applicable specification sheet for †Load Drive Capability'.



### **TAPE & REEL DIMENSIONS**


Quantity per Reel: 1000 Units

All Dimensions in Millimeters

Compliant to EIA-481


X = 8.00 ±0.30 or 12

Y = 3.50 ±0.05 or 5.5





### **RECOMMENDED SOLDER REFLOW METHOD**




#### High Temperature Manual Soldering

260°C Maximum for 5 Seconds Maximum, 2 times Maximum. (Temperatures shown are applied to body of device.)



### **RECOMMENDED SOLDER REFLOW METHOD**



#### Low Temperature Manual Soldering

185°C Maximum for 10 Seconds Maximum, 2 times Maximum. (Temperatures shown are applied to body of device.)